



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) Publication number:

0 512 531 A3

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: **92107689.9**

(51) Int. Cl.⁵: **H02M 7/527, B60L 9/22**

(22) Date of filing: **07.05.92**

(30) Priority: **09.05.91 JP 104114/91**

(43) Date of publication of application:
11.11.92 Bulletin 92/46

(84) Designated Contracting States:
CH DE FR IT LI

(96) Date of deferred publication of the search report:
09.12.92 Bulletin 92/50

(71) Applicant: **HITACHI, LTD.**
6, Kanda Surugadal 4-chome
Chiyoda-ku, Tokyo 101(JP)
Applicant: **HITACHI TECHNO ENGINEERING**
CO., LTD.
No. 3, Kandasurugadal 4-chome
Chiyoda-ku Tokyo(JP)

(72) Inventor: **Matsui, Takayuki**
3-18-5, Daihara-cho
Hitachi-shi, Ibaraki 316(JP)
Inventor: **Horie, Akira**
2915-16, Mawatari
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Kawakami, Tetsuya**
314 Dalichi-Yuwa-ryo, 21-1, Ishikawa-cho
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Saitoh, Syuuji**

2135-43, Tsuda
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Toyota, Eiichi**
1432-5, Tabiko
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Sakata, Kazuhiro**
1381-18, Tabiko
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Tsuboi, Takashi**
897-13, Ichige
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Nakamura, Kiyoshi**
2525-524, Mawatari
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Nakata, Kiyoshi**
626-4, Kuwada, Iwase-machi
Nishibaraki-gun, Ibaraki 309-12(JP)
Inventor: **Tsutsui, Yoshio**
12-1-305, Aoba-cho
Katsuta-shi, Ibaraki 312(JP)
Inventor: **Tanamachi, Tokunosuke**
3600-455, Nakane
Katsuta-shi, Ibaraki 312(JP)


(74) Representative: **Patentanwälte Beetz - Timpe -**
Siegfried - Schmitt-Fumlan- Mayr
Steinsdorfstrasse 10
W-8000 München 22(DE)

(54) **Inverter arrangement and AC motor driving system.**

(57) In a multi series pulse width modulation inverter arrangement, an inverter arrangement which can continue the inverter operation, in particular, by preventing an overcurrent caused by an erroneous firing of a switching element therein is provided. The multi series inverter arrangement is constituted to be operative in three level mode and in two level mode. Even when an erroneous firing thereof due to noise is generated, the operation of the inverter unit (4) can be continued, the overcurrent due to the erro-

neous firing is eliminated, the present inverter arrangement can be used under a severe noise environment and outputs an AC output having a small amount of higher harmonics, moreover when the inverter arrangement is operating under a three level mode in a low efficiency region, the operating mode of the inverter arrangement is positively switched from the three level mode to the two level mode, thereby the operating efficiency of the inverter arrangement is enhanced.

FIG. 1





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 92 10 7689

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)
X	PESC '89 RECORD 26 June 1989, MILWAUKEE pages 672 - 682 MARCHESONI 'high performance current control techniques for applications to multilevel high power voltage source inverters' * page 2, left column, paragraph 4 * ---	6	H02M7/527 B60L9/22
A	FOURTH INT. CONF. ON POWER ELECTRONICS AND VARIABLE-SPEED DRIVES 17 July 1990, LONDON pages 98 - 103 STEINKE 'PWM control of three-level inverter' * page 99, right column * ---	1-5	
A	3RD EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS EPE '89 9 October 1989, AACHEN pages 1267 - 1272 STEINKE 'switching frequency optimal PWM control of a three-level inverter' *introduction* -----	1-5	
			TECHNICAL FIELDS SEARCHED (Int. Cl.5)
			H02M B60L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 08 OCTOBER 1992	Examiner GENTILI L.
CATEGORY OF CITED DOCUMENTS			
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : number of the same patent family, corresponding document	

2